Compiling For SIMD Within A Register

Randall J. Fisher and Henry G. Dietz
School of Electrical and Computer Engineering
Purdue University, West Lafayette, IN 47907-1285
{rfisher, hankd}@ecn.purdue.edu

Abstract. Although SIMD (Single Instruction stream Multiple Data stream) parallel computers have existed for decades, it is only in the past few years that a new version of SIMD has evolved: SIMD Within A Register (SWAR). Unlike other styles of SIMD hardware, SWAR models are tuned to be integrated within conventional microprocessors, using their existing memory reference and instruction handling mechanisms, with the primary goal of improving the speed of specific multimedia operations. Because the SWAR implementations for various microprocessors vary widely and each is missing instructions for some SWAR operations that are needed to support a more general, portable, high-level SIMD execution model, this paper focuses on how these missing operations can be implemented using either the existing SWAR hardware or even conventional 32-bit integer instructions. In addition, SWAR offers a few new challenges for compiler optimization, and these are briefly introduced.

1 Introduction

The SWAR model takes advantage of the fact that a wide data path within a processor also can be treated as multiple, thinner, SIMD-parallel data paths. Thus, each register is effectively partitioned into fields that can be operated on in parallel. Operations like partitioned field-by-field addition are easily implemented with minimal hardware enhancements. For example, to make a 64-bit adder function as eight 8-bit adders, one simply needs to modify the adder’s carry logic so that carry from one 8-bit field to the next is suppressed. But what SWAR field sizes and operations should be supported?

Because the introduction of SWAR techniques was motivated by the need to improve multimedia application performance, it is not surprising that the field sizes supported in hardware tend to be those commonly associated with multimedia’s “natural” data types. In particular, 8-bit pixel color channel values are used for most forms of video and image processing, so this data size becomes very important. Similarly, 16-bit audio samples are very commonly used, and this field size also can be used for intermediate results when computations on 8-bit values need more than 8-bit precision. Other data sizes are common in other applications yet not directly supported by any of the SWAR hardware extensions in current microprocessors, for example: 1-bit fields hold boolean values, 2-bit
fields hold either 0/1/X values for a logic simulator or a base-pair value for operating on a gene database, and 10-bit or 12-bit values are used for a wide range of digitizing devices. A high-level SWAR language can and should allow users to specify the precise number of bits needed for each datum.

The operations implemented in SWAR hardware also are strongly biased in favor of specific multimedia applications and algorithms. Addition, subtraction, and various other integer operations are commonly supported. Because adding two bright pixel values should not result in a dark pixel, there are a variety of saturation arithmetic operations supported (e.g., overflow in saturation arithmetic yields the maximum representable value rather than the low bits of a larger value). 32-bit floating-point operations are also supported (e.g. by AMD’s 3DNow! [10] which Cyrix and WinChip [9] will also support and soon by Cyrix’s MMFP), although all current SWAR hardware supports only integer field operations.

Unfortunately, at least from the point of view of building high-level language compilers, current SWAR hardware support is limited to just a few field sizes and operations. Even worse, the supported operations and partitioning reflect the designers’ expectations of the needs of multimedia programmers and the internal structures within the particular processor architectures, and are therefore inconsistent across architecture families. Table 1 illustrates this point by showing the partitioning supported by each of five enhanced architecture families for typical arithmetic operations.

In this table, the columns represent the multimedia extension set families. The extension families included are Digital Equipment Corporation extensions for the Alpha [3]; Hewlett-Packard PA-RISC MAX v2.0 [5, 6]; Intel [4]; Advanced Micro Devices [1]; and Cyrix [2] versions of MMX; Silicon Graphics MIPS MDMX [7]; and Sun SPARC V9 VIS [8].

The first few rows of the table describe the basic characteristics of the multimedia (MM) registers used for SWAR: How many registers are there? How wide is each register? Are these registers the processor’s integer registers or are they overlaid on the floating-point register file? The remaining rows sample various parallel arithmetic operations which one or more of the families support. “Part” is used to identify operations using partitioned register operands, with the notation \( a \times b \times u \) specifying that the register holds \( a \) fields, each containing a \( b \)-bit value, with the \( u \) suffix indicating that the field values are unsigned. “Single” refers to a single, scalar, operand value; “Immed” refers to an immediate value.

The many differences between these SWAR extension implementations are significantly more complex to manage than the variations in the base instruction sets of these processors. A number of instructions are conspicuously absent — for example, instructions to help implement SIMD-style conditional branches based on ANY or ALL condition tests. To support a high-level language, these problems must be efficiently managed by the compiler.

One obvious shortcoming of the SWAR hardware support is that it generally provides operations for just a few field sizes. Fortunately, we are not limited to the set of partitionings directly supported by the hardware. Logically, partitioning is
Table 1. Comparison Of Multimedia Instruction Set Extensions

<table>
<thead>
<tr>
<th></th>
<th>DEC Alpha</th>
<th>HP PA-RISC MAX</th>
<th>SGI MIPS MDMX &amp; Cyrix MMX</th>
<th>Intel, AMD, &amp;</th>
<th>Sun Sparc V9</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 MM Registers</td>
<td>32</td>
<td>31</td>
<td>32 [1 Acc.]: 8 [4 Mem.]</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>2 Bits/ MM Reg.</td>
<td>64</td>
<td>32 or 64</td>
<td>64 [192 Acc.]: 64</td>
<td>64</td>
<td></td>
</tr>
<tr>
<td>Which Registers?</td>
<td>Integer</td>
<td>Integer</td>
<td>Float</td>
<td>Float</td>
<td>Float</td>
</tr>
</tbody>
</table>

**Modular Add**
- Part/Part: 4x16, 4x16u, 8x8u, 4x16, 4x16u, 2x32, 2x32u, 1x32, 2x32
- Single/Part: 8x8u, 4x16
- Immed/Part: 8x8u

**Saturation Add**
- Part/Part: 4x16, 4x16u, 8x8u, 4x16
- Single/Part: 8x8u, 4x16
- Immed/Part: 8x8u

**Sum of Abs. Diffs**
- 8x8→4x16, 8x8u→4x16u

**Modular Mul**
- Part/Part: 8x8u, 4x16
- Single/Part: 8x8u, 4x16
- Immed/Part: 8x8u

**Saturation Mul**
- Part/Part: 8x8u, 4x16
- Single/Part: 8x8u, 4x16
- Immed/Part: 8x8u

**Mul by Sign (-0,+)**
- Part/Part: 4x16
- Single/Part: 4x16
- Immed/Part: 4x16

**Mul/Add**
- 2(4x16)→2(2x32)→2(2x32)

**Average**
- 4x16, 4x16u

**Shift Left/Right**
- Part/Part: 8x8u, 4x16
- Single/Part: 8x8u, 4x16
- Immed/Part: 4x16, 4x16, 1x64

**Signed Shift Right**
- Part/Part: 4x16
- Single/Part: 4x16
- Immed/Part: 4x16, 4x16, 1x64

**Shift and Add**
- [1, 2, 3, or 4-bit Immed]

**Scale**
- [various forms]

**Maximum**
- 8x8u, 8x8u, 4x16, 4x16u

Note: The table provides a comparison of multimedia instruction set extensions across different architectures, with columns for DEC Alpha, HP PA-RISC MAX, SGI MIPS MDMX & Cyrix MMX, and Intel, AMD, and Sun Sparc V9.
not a property of “partitioned registers,” but of an operation applied to the data in one or more registers. In other words, the data path through the function units may be partitioned in various ways, but the registers really are not partitioned; for example, there is nothing to prevent the programmer from treating a register’s contents as having 8-bit fields in one operation and 16-bit fields in the next. It is even possible, and sometimes desirable, for operations to treat a register as though it is partitioned into field sizes which are not supported directly by the enhanced hardware. In fact, the partitioning need not even keep all fields within a register the same size, although managing irregular field sizes is too complex to be discussed in detail in this paper.

In summary, the fact that multimedia registers do not store partitioning information offers great flexibility. In a traditional SIMD execution model, data storage is allocated to each processing element, thus fixing both the number of data that can be operated on in parallel and the boundaries between values in different processors. Using SWAR, we can explicitly trade precision for parallelism width, using only as many bits for each operation as is algorithmically required. Further, the penalty for data crossing these imaginary inter-processing-element boundaries is zero for a SWAR system, which gives SWAR interesting new abilities for operations like reductions.

Our approach to making use of SWAR is based on creating a SWAR module language and compilers, so that users can write portable SIMD programs that will be compiled into efficient SWAR modules and interface code that allows these modules to be used within ordinary C programs. It is not particularly difficult to build an optimizing SIMD module compiler supporting only those operations directly provided by a particular SWAR hardware implementation, but portability across all flavors of SWAR-capable hardware makes basic coding of constructs an interesting problem. Section 2 discusses the basic coding techniques needed to achieve efficient execution of general SIMD constructs on any type of SWAR hardware support — including 32-bit integer instruction sets that have no explicit support for SWAR. Beyond the basic coding of SWAR constructs, the SWAR execution model makes it appropriate to consider several new types of compiler optimizations, which are briefly discussed in section 3. The work is summarized, and pointers to the support code that we have developed are given, in section 4.

2 Basic SIMD-to-SWAR Compilation

In determining how to code high-level SIMD constructs using SWAR instructions, it is useful to distinguish several different classes of SIMD operations based on how they can be implemented using SWAR:

- A polymorphic operation is a SIMD operation for which the same instruction(s) can be used to implement the operation, independent of the field partitioning. For example, bitwise operations like \texttt{NOT}, \texttt{AND}, \texttt{OR}, and \texttt{XOR} are polymorphic, as is the classical SIMD conditional test \texttt{ANY} (which returns “true” if any bit in any field is a 1).
A partitioned operation is a SIMD operation in which the value computed by each processing element is a function only of data that also resides in that processing element. In a SWAR implementation, a partitioned operation requires corresponding operand fields to be manipulated without interfering with adjacent fields. However, no current SWAR hardware implements fully general partitioning for all operations, so software techniques to construct appropriate partitioned operations are critical.

A communication operation logically transmits data across processing elements in an arbitrary pattern. For example, the MasPar MPL construct router[a].b accesses the value of the variable b on processing element a. Unfortunately, except for HP PA-RISC MAX, current SWAR extensions do not allow such general communication patterns to be used in rearranging field values, and even MAX only allows this rearrangement within a single register (thus not solving the problem when SIMD vector lengths exceed one register). In fact, most SWAR hardware does not explicitly provide any communication operations; instead, they must be constructed using operations that can cross field boundaries, such as unpartitioned shifts.

A type conversion operation converts SIMD data of one type into another. This becomes complicated in SWAR systems because data types that have different sizes yield different parallelism widths (numbers of fields per register). However, current SWAR hardware supports a variety of type conversion operations, and others can be constructed easily using communication and partitioned operations.

A reduction operation recursively combines field values into a single value. In a traditional SIMD architecture, this involves communication between a shrinking set of processing elements working on values slowly growing in precision; this is a much more natural procedure for SWAR, and is thus worth exploring.

A masking operation allows some processing elements to disable themselves. Obviously, for SWAR, there is no way to disable part of a register; however, there are arithmetic techniques that can be used to achieve the same result.

A control flow operation is essentially a branch instruction that is executed by the SIMD control unit. Although SWAR systems do not have a control unit per se, the ordinary processor instruction set can be viewed as providing this functionality. In order to simplify pipeline structure, most SWAR hardware does not directly allow branching based on the contents of a partitioned SWAR register; it is thus necessary to move the SWAR fields into an ordinary register and test them there.

The following sections describe the basic coding of each of the more interesting classes: partitioned, communication, reduction, and masking operations.

2.1 Partitioned Operations

Partitioned operations are the primary focus of most of the hardware support for SWAR. In particular, most of the speedup claims for SWAR are based on
partitioned additions of 8-bit fields, etc. However, not all important field sizes are handled by all SWAR hardware, and many partitioned instructions are simply omitted. We describe three different methods for implementing partitioned operations.

**Hardware-Partitioned Operations** In an ideal partitioned operation, the operation is applied both concurrently and independently to the entire set of register fields. Thus, where SWAR hardware supports this, the SWAR code looks just like a single pure SIMD instruction. For example, consider adding two 4x8 values, A and B (each stored in a 32-bit register), using SWAR partitioned unsigned modular addition as shown in Figure 1.

![Figure 1](image1.png)

**Fig. 1.** Hardware-partitioned 4x8u modular addition

Numbering the fields from right to left, the addition performed in field 3 is 128+49 and yields the field result 177. Because this value is storable in an 8-bit field, it is not modified for storage. In contrast, the addition performed in field 1 is 178+135 and yields 313. This value requires nine bits for proper storage, thus it is modularized to fit in the eight bits which are available. The result stored for field 1 is then 313%(2^8), or 57. Note that the overflow bit is lost and does not interfere with the operation as performed in field 2.

![Figure 2](image2.png)

**Fig. 2.** 3x8u modular addition using spacers
**Partitioned Operations Using Spacer Bits** When an ideal partitioned addition is not supported by the hardware, spacer bits may be used to allow the field operations to be applied concurrently and independently as shown in Figure 2. These spacer bits are used as buffer zones between data fields, so that overflow and/or borrow can occur without interfering with adjacent fields. The spacer bit technique may be used not only to implement additional field sizes for SWAR hardware, but also to implement SWAR partitioned operations on architectures providing only conventional 32-bit integer operations.

The example shown is essentially the same as the previous one, but use of spacer bits allows only 3x8 values to fit in each register. At the start of the operation, the spacer values are unknown. This is indicated by a question mark (?) in each spacer field. To ensure that none of the field additions will overflow into the next field, the spacer bits of the addends are preset, or normalized, to zero before the addition is performed. This is done by ANDing the addends with a mask S, which has 1 bits only in the spacer positions.

The addition performed in field 2 occurs just as for an ideal partitioned addition, with no overflow and no modification of the stored result. The addition performed in field 1 is 178+135, yielding 313. This value requires nine bits for storage, and is stored with its lower eight bits in field 1, and its ninth bit carried into the spacer between fields 1 and 2. Only the part of the result stored in field 1 is considered to be valid. Thus, the valid result stored is 313%(2^8) or 57. Note that the overflow bit does not interfere with the operation as performed in field 2. Similarly, the addition in field 0 results in a carry to the spacer between fields 0 and 1, and the storage of the result 6.

Only one spacer bit is needed between fields for addition or subtraction, but use of multiple spacer bits between the fields may allow multiple partitioned operations to be performed before re-normalizing the spacer bits. This static optimization simply requires tracking the range of possible values of the spacer bits to determine when re-normalization would be required.

**Software-Partitioned Operations** Although the spacer-based partitioned operation code is fast, it only allows 3x8 values in each 32-bit register — not the 4x8 that could be used with hardware partitioning. With a few more instructions, the full densely-packed partitioned operation can be implemented.

The trick is simply to consider each field as being one or more bits smaller than it truly is, replacing the most significant bit of each field by a “virtual” spacer bit. After performing the spacer-partitioned operation on the modified register value, the most significant bits of each field are computed and inserted in the result. Thus, adding two 4x8 values is done as shown in Figure 3.

At the start of the operation, the two addends are each split into two partitioned registers. C and D contain the data — with the virtual spacer bit positions cleared in preparation for the partitioned addition. The resulting value for E is the correct 4x8 value, except in that the most significant bits of fields in A and B have not been added in. Fortunately, the bitwise XOR operation implements a one-bit add with no carry; thus, we can compute the addition of the most
significant bits of each field by XOR-ing the most significant bits of A, B, and E (with appropriate masking of the other bits).

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>23</th>
<th>15</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>A:</td>
<td>128</td>
<td>46</td>
<td>178</td>
<td>255</td>
<td></td>
</tr>
<tr>
<td>B:</td>
<td>49</td>
<td>43</td>
<td>135</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>C=A&amp;B-S:</td>
<td>0</td>
<td>0</td>
<td>46</td>
<td>0</td>
<td>127</td>
</tr>
<tr>
<td>D=B&amp;S-S:</td>
<td>0</td>
<td>49</td>
<td>43</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>E=C&amp;D:</td>
<td>0</td>
<td>49</td>
<td>89</td>
<td>0</td>
<td>6</td>
</tr>
<tr>
<td>F=A*B:</td>
<td>1</td>
<td>49</td>
<td>5</td>
<td>53</td>
<td>120</td>
</tr>
<tr>
<td>G=F&amp;S:</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>H=E^G:</td>
<td>1</td>
<td>49</td>
<td>89</td>
<td>57</td>
<td>6</td>
</tr>
<tr>
<td>H:</td>
<td>177</td>
<td>89</td>
<td>57</td>
<td>6</td>
<td>6</td>
</tr>
</tbody>
</table>

**Fig. 3.** $4 \times 8u$ modular addition using virtual spacers.

Note that the result field values in H are the same as those for ideal partitioned addition.

2.2 Inter-Processing-Element Communication

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>23</th>
<th>15</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0:</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A1:</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>B=Ad&lt;&lt;8:</td>
<td>0</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>C=A1&lt;&lt;24:</td>
<td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A0=B/C:</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>A1=A1&gt;&gt;8:</td>
<td>0</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>5</td>
</tr>
</tbody>
</table>

**Fig. 4.** Toroidal communication on $8 \times 8$ in two $4 \times 8$ registers

Partitioned registers may allow mesh and toroidal communication to be performed by applying shift and rotate instructions to the register. In Figure 4,
A1 and A0 are, respectively, the upper and lower halves of an 8x8 vector laid out across two 4x8 partitioned registers. Although the numbering of fields is somewhat arbitrary, consider a right-neighbor communication as each processing element sending its value one field to the right.

Notice that the new value A0' was harder to compute than A1' because the datum from processing element 0 logically fell off the right side of the machine. If the right-neighbor communication had included a wrap-around (toroidal) link, the computation of A1' would have been much more similar to that of A0'.

Unfortunately, more complex communication patterns are not directly supported by most of the SWAR implementations. Implementations of more general communication patterns can be built using the PACK and UNPACK operations of SWAR extensions like MMX to implement shuffle and inverse-shuffle communication patterns that can be composed to simulate a multistage interconnection network; however, even this is not particularly efficient. Thus, SWAR programs should avoid the use of complex communication patterns.

2.3 Reductions

Reductions are operations in which the values stored in the fields of a register are combined into a single result value by successively applying an operation to an intermediate result and each of the field values. The final value may be stored in one or all of the fields of the result register.

For example, if a 4x8 partitioned register contains the values { 3, 4, 9, 18 }, we may store the result of a reduceAdd (3+4+9+18=34) in each of the fields to form the single result 34. In Figure 5, we perform an unsigned reduceAdd of the fields of the 4x8 partitioned register A containing the values { 4, 3, 2, 1 } to form the single result value 10.

<table>
<thead>
<tr>
<th>Field</th>
<th>31</th>
<th>23</th>
<th>15</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>A:</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>B=A&amp;mask:</td>
<td>3</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C=A&gt;&gt;B:</td>
<td>0</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>D=C&amp;mask:</td>
<td>4</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E=B+D:</td>
<td>7</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F=E&gt;&gt;16:</td>
<td>0</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>G=E+F:</td>
<td>7</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>G&amp;mask:</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fig. 5. 4x8u reduceAdd
This operation is performed recursively. First, the register is split into the even (multiples of two) and odd (non-multiples of two) fields using masking operations. Then, using an unpartitioned shift, the fields are aligned and added. The result is a register with half as many fields, but each is twice as large — conveniently ensuring that overflow will not occur, even if no spacers are used. This process is repeated until only one field remains.

2.4 Enable Masking

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>23</th>
<th>15</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>0</td>
<td>27</td>
<td>148</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>23</th>
<th>15</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>0</td>
<td>27</td>
<td>148</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

\[ \text{Fig. 6. 4x8 where(C) A=B} \]

One of the distinguishing characteristics of SIMD computation is the ability to disable processing elements for portions of a computation. Unfortunately, SWAR hardware does not allow fields to be disabled per se; instead, a form of arithmetic nulling must be used. Consider the simple SIMD code fragment:

\[ \text{WHERE (C) A=B} \]
In this code, A, B, and C are all vectors of the same length. Where the corresponding field of C is true (non-zero), that field within A should be replaced with the value from the corresponding field from B. Other elements of A should be unaltered. If it were possible to disable fields, the above statement could be executed very straightforwardly by disabling fields corresponding to 0 values within C and then simply having the enabled processing elements execute \( A=B \).

Without the ability to disable fields, we will need to arithmetically nullify the undesired computations. The first step is to make the SIMD code fragment symmetric:

```plaintext
WHERE (C) A=B ELSEWHERE A=A
```

This looks strange, but accurately reflects the fact that the fields of A that are to be unaffected by the WHERE must literally be actively read and pasted-together with the fields taken from B.

There are a variety of techniques that can be used to arithmetically merge the appropriate fields taken from A and B, but by far the cheapest is to use bitwise AND to mask the undesired field and then use bitwise OR to merge the masked results. Indeed, this is the approach used in the example in Figure 6.

First C must be converted into an appropriate mask, which has a field full of 0s where C was 0 and a field full of 1s where C was non-zero. A log-length sequence of unpartitioned shifts and bitwise OR operations is used to convert C into a usable mask, L. This mask is then used to select the appropriate fields of A and B. In terms of scalar C code:

```plaintext
if (c) a=b; else a=a;
```

Essentially became:

```plaintext
1 = -(c != 0);
a = ((b & 1) | (a & ~1));
```

Although the SWAR code looks somewhat strange, this arithmetic masking is actually an old trick borrowed from various early SIMD machines. For example, the Thinking Machines CM-2 used this approach.

### 3 Compiler Optimizations For SWAR

Optimizations that have been devised for SIMD programming often apply in a natural way to SWAR programming. However, the unique features of SWAR execution also motivate a variety of new compiler technologies. Three such technologies are briefly discussed here: promotion of field sizes, SWAR value tracking, and enable masking optimizations.
3.1 Promotion Of Field Sizes

Just because a high-level language program stated that a value needed only $k$ bits does not mean that precisely $k$ bits worth of hardware must be used. For example, 16 bit values are handled very well by HP's PA-RISC MAX, but smaller sizes are not. Thus, a vector that was declared as containing 14-bit values will yield more efficient code sequences if the array's object type is promoted to 16-bit fields. This promotion is particularly favorable because the number of 16-bit fields that fit in a 64-bit register is precisely the same as the number of 14-bit fields that would fit — using 14-bit fields would not add any parallelism. Not all hardware-unsupported field sizes are inefficient; for example, 2-bit fields are not directly supported by any of the SWAR hardware, but for all the SWAR implementations described, the extra parallelism width makes operations on 2-bit fields far more effective than promoting these fields to 8-bits. In general, for each SWAR implementation, there are certain field sizes that are less efficient than a somewhat larger field size, and thus none of these inefficient field sizes should be directly used.

Notice that this promotion of field sizes, and even the use of spacer bits, can result in different data layouts for the same vector on different computers, and the user-specified field sizes do not imply any particular field layout. However, by using a separate SWAR module compiler that communicates only through C code interfaces that it generates, we can ensure that non-obvious machine-dependent layouts are not visible outside the SWAR modules.

3.2 SWAR Value Tracking

Nearly all traditional compiler optimizations are based on tracking which values are available where and when. For example, common subexpression elimination (CSE) depends on this analysis. The interesting question that SWAR technology raises is what constitutes the basic unit of SWAR data that we wish to track?

Fundamentally, one would like to track the values of all the fields within a SWAR register or vector. However, as we have discussed, the compiler's treatment of SWAR coding often results in code sequences that dynamically change the apparent partitioning, and this would have the effect of destroying the field-based value tracking information. Similarly, as discussed in section 2.1, it is often desirable to use spacer bits between fields to allow ordinary instructions to function as partitioned operations, and these spacer bits are by definition not part of the fields they separate. To optimize spacer manipulations, we need to be able to track spacer values as well as field values. In fact, unpartitioned operations manipulate both field and spacer values alike, and operations such as shifts can transform one into the other.

To support aggressive SWAR optimizations, a new value tracking method is necessary. We suggest that symbolic tracking of values for arbitrary masked-bit-patterns within a register is appropriate. The following two subsections give brief examples of the benefits of such tracking.
Bitwise Value Tracking  It is not surprising that SWAR code often uses many bitwise masking (AND and OR) operations and unpartitioned shifts using constant-valued masks and shift distances. Consider a simple C code example:

\[ x = ((x \& \text{0x00ff}) \ll 4) \& \text{0xff00}; \]

By tracking how arbitrary masked-bit-patterns are shifted in this sequence, this code can be converted to the equivalent, but simpler, form:

\[ x = ((x \ll 4) \& \text{0xff00}); \]

In general, this type of tracking can merge multiple AND or OR operations through shifts, as well as merging shifts.

Simplification Of Spacer Manipulation  It is not unusual that the manipulations of spacer bits will become a significant fraction of all the instructions executed. Thus, any optimization technique that can reduce the frequency of spacer manipulations is highly desirable.

In preparation for a partitioned operation, the spacer bits may have to be set to particular values which depend on the operation. For example, if the operation is an addition, the spacer bits should be set to 0 in both operand registers. After a partitioned operation, a carry or borrow may alter these spacer bit values. Thus, it may be necessary to zero all the spacer bits to correctly isolate the fields.

Actually, most operations can alter the values of spacer bits. The interesting fact is that even though most polymorphic instructions, such as bitwise operations, can alter spacer bit values, they produce field values without being affected by the values of spacer bits. Thus, these instructions offer the opportunity to set spacer bits to the next desired value at no cost. For example, consider computing \( e = ((a + b) - (c + d)) \); using a SWAR representation employing spacer bits identified by the mask \( s \):

\[
e = (((a \& \neg s) + (b \& \neg s)) \& \neg s) \mid s - (((c \& \neg s) + (d \& \neg s)) \& \neg s)) \& \neg s; 
\]

We would expect conventional compiler optimizations to eliminate the redundant AND of the subtrahend with the one’s complement of the spacer mask required by the field isolation stage of the addition and the normalization stage of the subtraction. This would save one operation, and change the calculation of the subtrahend from

\[
(((c \& \neg s) + (d \& \neg s)) \& \neg s)
\]

To:

\[
(((c \& \neg s) + (d \& \neg s)) \& \neg s)
\]
By using spacer value tracking, we may be able to make significantly larger reductions in the number of spacer manipulations needed. Suppose that the spacer bits for each of \(a, b, c, \) and \(d\) were already known by the compiler to be zeros. The normalizations for the additions would not be required, and the original code could be compacted to the following:

\[
e = ((((a + b) \& \neg s) \mid s) - ((c + d) \& \neg s) \& \neg s);
\]

Further inspection reveals that the isolation stages following the additions are unnecessary because they are immediately followed by the normalization stage of the subtraction, which overwrites the spacer values just written. This last observation reduces the original 12 operations to its final form, with just 6 operations (given that \(s\) and \(\neg s\) are constants):

\[
e = (((a + b) \mid s) - ((c + d) \& \neg s) \& \neg s);
\]

It is also interesting to note that by the same analysis, computing \(e = ((a + b) - ((c + d)\& M))\); where \(M\) is a constant-valued mask, could be accomplished in the same number of instructions:

\[
e = (((a + b) \mid s) - ((c + d) \& (M \& \neg s)) \& \neg s);
\]

This is because \((M \& \neg s)\) is also a constant. In general, the bitwise operations and unpartitioned shifts discussed in the previous section can be optimized at the same time as the spacer manipulation.

### 3.3 Enable Masking Optimizations

Because SWAR hardware does not allow fields to be disabled, there is a significant cost associated with the arithmetic nulling of undesired field computations. However, this cost need not be incurred if the compiler’s static analysis can prove that all fields are active, or if the compiler can generate code that allows all fields to be active later correcting the should-have-been-inactive field values.

For “virtualized” processing elements, a single vector may span the fields of multiple words (registers). Thus, enable masking would have to be performed on each of the words. This allows the compiler to generate three different versions of the word-wide SWAR code, and to select among them by examining each word worth of enable mask:

- If the enable mask word is entirely enabled, then no masking is done; the corresponding word of the result is directly computed.
- If the enable mask word is entirely disabled, then the corresponding word of the result is copied from the original value — no computation is done.
- If the enable mask word is partially enabled, then the usual masking is used in computing the result.
4 Conclusion

The latest processors from DEC, HP, MIPS, Intel, AMD, Cyrix, and Sun (and also the soon-to-be-announced next generation of the PowerPC) have proven that hardware support for SWAR, SIMD Within A Register, is easily and efficiently added to a conventional microprocessor. However, more than year after most of these processors became available, there are still no general-purpose high-level languages that allow them to be programmed using a portable SIMD model. Essentially by design, these SWAR hardware implementations are tuned for hand-coding of specific algorithms, with sparse coverage of SWAR functionality driven by the need to minimize disturbance of the base processor instruction set and architecture.

In this paper, we have shown that these flaws can be largely overcome by the combination of clever coding sequences and a few new types of compiler analysis and optimization. Only the lack of random inter-field communication is an unsolvable problem, but these operations have been avoided in many SIMD algorithms because many traditional SIMD machines also lacked the necessary hardware support.

For more information about the SWAR model, libraries, and module compilers, see:

http://shay.ecn.purdue.edu/~swar/

References