

MIPS Pipeline (In Verilog)

EE685, Fall 2025

Hank Dietz

<http://aggregate.org/hankd/>

Different Implementations

- **Multi-cycle** MIPS, **multiple CPI**:

<http://aggregate.org/EE380/multiv.html>

- **Single-cycle**, **1 CPI**, but **slow clock**:

<http://aggregate.org/EE380/onebeq.html>

- **Pipelined**, multiple CPI, but **fast clock** and **throughput** up to **1 instruction/cycle**

Single-Cycle MIPS Design

- Process one instruction at a time...
- Here's a **multi-cycle** MIPS:

<http://aggregate.org/EE380/multiv.html>

- One instruction, **multiple clock cycles**
- **Minimal HW**, state machine control
- Our **single-cycle** MIPS design:
 - Each instruction takes **one clock cycle**
 - **Lots of hardware**, and **not very fast...**
 - **No state machine in control logic**

Single-Cycle MIPS Design


- This is **not** a design you'd really build...
it's a step toward a **pipelined design**
- We're not going to design it all at once
 - Can **incrementally design & test**
 - Start by implementing one instruction
 - Handle an instruction sequence
 - Keep adding instructions...
- **Learn the process**, not the design

Types Of Things In MIPS

- Want consistent attributes across all parts of the design, e.g., word size
- Easier to debug and maintain abstracted; e.g., `reg [31:0] t;` holds a word or address?


```
// Types
`define WORD      [31:0] // size of a data word
`define ADDR      [31:0] // size of a memory address
`define INST      [31:0] // size of an instruction
`define REG       [4:0]  // size of a register number
`define REGCNT    [31:0] // register count
`define MEMCNT    [511:0] // memory count implemented
`define OPCODE    [5:0]  // 6-bit opcodes
```

MIPS Instruction Fields



```
// Fields
`define OP      [31:26] // opcode field
`define RS      [25:21] // rs field
`define RT      [20:16] // rt field
`define RD      [15:11] // rd field
`define IMM      [15:0]  // immediate/offset field
`define SHAMT    [10:6]  // shift amount
`define FUNCT    [5:0]   // function code (opcode extension)
`define JADDR    [25:0]  // jump address field
```

Let's start with addu



`addu $rd,$rs,$rt`

Now to addu

- The `addu $rd, $rs, $rt` instruction:
 - Fetch the instruction
 - Read values from registers `$rs` and `$rt`
 - Add them
 - Write result into `$rd`

```
assign ir = m[pc];
```

```
always @(posedge clk) begin
    r[ir `RD] <= r[ir `RS] + r[ir `RT];
    halt <= 1;
end
```


The Processor Testbench

```
// Testbench options
`define RUNTIME 100          // How long simulator can run
`define CLKDEL 1             // CLock transition delay

// Testbench
module bench;
reg reset = 1; reg clk = 0; wire halt;
processor PE(halt, reset, clk);
initial begin
    #`CLKDEL clk = 1;
    #`CLKDEL clk = 0;
    reset = 0;
    while (($time < `RUNTIME) && !halt) begin
        #`CLKDEL clk = 1;
        #`CLKDEL clk = 0;
    end
end
endmodule
```

How do we know it works?

- Need to put an instruction in memory

```
`define JPACK(R,0,J) begin R`OP=0; R`JADDR=J; end
`define IPACK(R,0,S,T,I) begin R`OP=0; R`RS=S; R`RT=T; \
    R`IMM=I; end
`define RPACK(R,S,T,D,SH,FU) begin R`OP=`RTYPE; R`RS=S; \
    R`RT=T; R`RD=D; R`SHAMT=SH; R`FUNCT=FU; end

initial `RPACK(m[0], 2, 3, 1, 0, `ADDU);
```

- Need some way to see what happens

```
`define TRACE 1 // enable simulation trace

`ifdef TRACE
    $display(... );
`endif
```

Complete MIPS Processor*

**that only understands one addu*

- Can run it here:

<http://aggregate.org/EE380/oneaddu.html>

- Impressed?


Complete MIPS Processor*

**that only understands one addu*

- Can run it here:

<http://aggregate.org/EE380/oneaddu.html>

- Impressed?
- OK, how about we make it understand how to execute a sequence of addu?



`addu $rd,$rs,$rt ...`

To execute a sequence of addu

- We need to build the PC incrementer:

```
assign PCAdd = (pc + 4);
```

- We also need to check for a legal instruction:

```
if ((ir `OP != `RTYPE) || (ir `FUNCT != `ADDU)) ...
```

- Can run it here:


<http://aggregate.org/EE380/oneaddus.html>

Other RTYPE Instructions?

- There are lots of instructions like `addu`:

<code>addu</code>	<code>\$rd, \$rs, \$rt</code>	$\$rd = \$rs + \$rt$
<code>sltu</code>	<code>\$rd, \$rs, \$rt</code>	$\$rd = \$rs < \$rt$
<code>and</code>	<code>\$rd, \$rs, \$rt</code>	$\$rd = \$rs \& \$rt$
<code>or</code>	<code>\$rd, \$rs, \$rt</code>	$\$rd = \$rs \$rt$
<code>xor</code>	<code>\$rd, \$rs, \$rt</code>	$\$rd = \$rs \wedge \$rt$
<code>subu</code>	<code>\$rd, \$rs, \$rt</code>	$\$rd = \$rs - \$rt$

- Handle them all the same, except in ALU



addu \$rd,\$rs,\$rt
and \$rd,\$rs,\$rt

subu \$rd,\$rs,\$rt
or \$rd,\$rs,\$rt

slt \$rd,\$rs,\$rt
xor \$rd,\$rs,\$rt

Decoding RTYPE Inst.

```
// Decode OP, FUNCT into one 7-bit EXTOP
module decode(xop, ir);
output reg `EXTOP xop; // decoded 7-bit op
input `INST ir;        // instruction

always @(ir) begin
    case (ir `OP)
        `RTYPE: case (ir `FUNCT)
            `ADDU, `SUBU,
            `AND, `OR, `XOR,
            `SLTU: xop = `F(ir `FUNCT);
            default: xop = `TRAP; // trap illegal instruction
        endcase
        default: xop = `TRAP; // trap illegal instruction
    endcase
end
endmodule
```

ALU for RTYPE Inst.

```
// General-purpose ALU
module alu(res, xop, top, bot);
output reg `WORD res;    // combinatorial result
input `EXTOP xop;        // extended operation
input `WORD top, bot;    // top & bottom inputs

// combinatorial always using sensitivity list
// output declared as reg, but never use <=
always @(xop or top or bot) begin
    case (xop)
        `F(`ADDU):    res = (top + bot);
        `F(`SLTU):    res = (top < bot);
        `F(`AND):     res = (top & bot);
        `F(`OR):      res = (top | bot);
        `F(`XOR):     res = (top ^ bot);
        `F(`SUBU):    res = (top - bot);
        // should always cover all possible values
        default:      res = top;
    endcase
end endmodule
```

Handle All RTYPE Inst.

- There's a bit of wiring to tie stuff together...

```
// Function unit wiring
wire `ADDR PCAdd;
wire `EXTOP ALUcontrol;
wire `WORD ALUresult;
```

```
// Control logic
assign ALUOp = (ir `OP);
```

```
// Function units
decode DECODE(ALUcontrol, ir);
alu     ALU(ALUresult, ALUcontrol, r[ir `RS], r[ir `RT]);
```

- Can run it here:


<http://aggregate.org/EE380/onertypes.html>

How About Immediates?

- Immediates use the ALU similarly...

<code>addiu</code>	<code>\$rt, \$rs, imm</code>	$\$rt = \$rs + imm$
<code>sltiu</code>	<code>\$rt, \$rs, imm</code>	$\$rt = \$rs < imm$
<code>andi</code>	<code>\$rt, \$rs, imm</code>	$\$rt = \$rs \& imm$
<code>ori</code>	<code>\$rt, \$rs, imm</code>	$\$rt = \$rs imm$
<code>xori</code>	<code>\$rt, \$rs, imm</code>	$\$rt = \$rs \wedge imm$
<code>lui</code>	<code>\$rt, imm</code>	$\$rt = imm \ll 16$

- Lui is odd, but is encoded as \$0 for \$rs



addiu \$rt,\$rs,imm
andi \$rt,\$rs,imm

sltiu \$rt,\$rs,imm
ori \$rt,\$rs,imm

lui \$rt,imm
xori \$rt,\$rs,imm

Immediate Data Paths

- Need immediate sign extender for 16 to 32 bits:

```
wire `WORD Signextend;
```

```
assign Signextend = {{16{ir[15]}}}, ir `IMM};
```

- Need muxes to select ALU inputs, reg to write:

```
wire ALUSrc;
```

```
wire `REG RegDstMux;
```

```
wire `WORD ALUSrcMux;
```

```
assign RegDst = (ALUOp == `RTYPE);
```

```
assign RegDstMux = (RegDst ? ir `RD : ir `RT);
```

```
assign ALUSrcMux = (ALUSrc ? Signextend : r[ir `RT]);
```

Decoding Imm Inst.

```
// Decode OP, FUNCT into one 7-bit EXTOP
module decode(xop, ir);
output reg `EXTOP xop; // decoded 7-bit op
input `INST ir;        // instruction

always @(ir) begin
    case (ir `OP)
        `RTYPE: case (ir `FUNCT)
            `ADDU, `SUBU,
            `AND, `OR, `XOR,
            `SLTU: xop = `F(ir `FUNCT);
            default: xop = `TRAP; // trap illegal instruction
        endcase
        `ADDIU, `SLTIU,
        `ANDI, `ORI, `XORI,
        `LUI: xop = ir `OP;
        default: xop = `TRAP; // trap illegal instruction
    endcase end endmodule
```

ALU for Imm Instructions

```
// General-purpose ALU
module alu(res, xop, top, bot);
output reg `WORD res;    // combinatorial result
input `EXTOP xop;        // extended operation
input `WORD top, bot;    // top & bottom inputs

// combinatorial always using sensitivity list
// output declared as reg, but never use <=
always @(xop or top or bot) begin
    case (xop)
        `ADDIU, `F(`ADDU): res = (top + bot);
        `SLTIU, `F(`SLTU): res = (top < bot);
        `ANDI, `F(`AND):   res = (top & bot);
        `ORI, `F(`OR):     res = (top | bot);
        `XORI, `F(`XOR):   res = (top ^ bot);
        `LUI:              res = (bot << 16);
        `F(`SUBU):         res = (top - bot);
        // should always cover all possible values
        default: res = top;
    endcase
end endmodule
```


RTYPE & Immediate...

- Of course, we add new test cases:

```
`IPACK(m[6], `ADDIU, 3, 1, -1);  
`IPACK(m[7], `SLTIU, 5, 1, 12345);  
`IPACK(m[8], `ANDI, 3, 1, 3);  
`IPACK(m[9], `ORI, 3, 1, 3);  
`IPACK(m[10], `XORI, 3, 1, 3);  
`IPACK(m[11], `LUI, 0, 1, 1);
```

- The TRACE output had to be upgraded:

```
if (ir `OP) $display("%d: OP=%x RS=%d RT=%d IMM=%x",  
pc, ir `OP, ir `RS, ir `RT, ir `IMM); else  
$display("%d: OP=%x RS=%d RT=%d RD=%d SHAMT=%d FUNCT=%x",  
pc, ir `OP, ir `RS, ir `RT, ir `RD, ir `SHAMT, ir `FUNCT);
```

- Can run it here:

<http://aggregate.org/EE380/oneimms.html>


Load From Memory

- There's only one load word instruction:

```
lw $rt,imm($rs)
```

```
$rt = memory[imm + $rs]
```

- It's sort-of an `addiu`, but uses the ALU result as the memory address to read



`lw $rt, imm($rs)`

So, What Does lw Need?

- Need MemtoReg mux:

```
MemtoReg = (ir `OP == `LW);  
assign MemtoRegMux = (MemtoReg ? m[ALUresult >> 2] :  
                        ALUresult);
```

- Of course, we add a new test case:

```
`IPACK(m[12], `LW, 2, 1, 255)  
m[256] = 22;
```

- Can run it here:

<http://aggregate.org/EE380/one1w.html>


Store To Memory

- There's only one store word instruction:

`sw $rt, imm($rs)`

`memory[imm + $rs] = $rt`

- It's sort-of an `lw`...



sw \$rt,imm(\$rs)

What Changes For `sw`?

- Very similar to `lw`, but:
 - Need to route data to memory
 - Unlike every other instruction thus far, `sw` doesn't write to a register

```
if (MemWrite) m[ALUresult >> 2] <= r[ir `RT];  
if (RegWrite) r[RegDstMux] <= MemtoRegMux;
```

- Of course, we also add a new test case:

```
`IPACK(m[12], `SW, 0, 2, 255)
```

- Can run it here:

<http://aggregate.org/EE380/onesw.html>

Don't We Need Control Flow?


- How about a branch equals?

`beq $rs, $rt, lab`

`if ($rs == $rt) pc = (pc + 4) + (offset * 4)`

where `offset = (lab - (pc + 4)) / 4`

- Of course, offset is really imm... and we shift by 2 rather than multiply by 4



beq \$rt,\$rs,lab # offset = (lab - (PC + 4)) >> 2

What Changes For beq?

- Need a shift-by-2 unit and another adder


```
assign Shiftleft2 = (Signextend << 2);  
assign BranchAdd = (PCAdd + Shiftleft2);
```

- Need ALU to have a zero flag (use \$rs - \$rt) and mux to use it


```
assign ALUSrc = ((ir `OP != `RTYPE) && (ir `OP != `BEQ));  
assign zero = (res == 0);  
assign Branch = (ir `OP == `BEQ);  
assign BranchZeroMux = ((Branch & Zero) ? BranchAdd:PCAdd);
```

- Can run it here:

<http://aggregate.org/EE380/onebeq.html>




can incrementally add paths for more instructions
 # always try to reuse as much hardware as possible




	RegDst	Branch	MemRead	MemtoReg	MemWrite	ALUSrc	RegWrite
addu	1	0	0	0	0	0	1
addiu	0	0	0	0	0	1	1
lw	0	0	1	1	0	1	1
sw	X	0	0	X	1	1	0
beq	X	1	0	X	0	0	0

Basic Pipelining


- Single-cycle **control signals move through the pipe** along with the data
- Divide single-cycle into **equal-delay stages**, adding **buffers between**
 - Ideally, n stages gives nX throughput
 - Usually $< nX$, and n can't be huge
- Throughput comes from having useful work in all stages – avoiding **bubbles**



The single cycle design...



IF: Instruction Fetch **EX:** Execute **WB:** Write Back
ID: Instruction Decode **MEM:** Memory Access what is this?



- Add buffers between pipe stages...

Pipeline Throughput

IF	ID	EX	MEM	WB
addu \$t0,\$t1,\$t2				—
	addu \$t0,\$t1,\$t2			—
		addu \$t0,\$t1,\$t2		—
			addu \$t0,\$t1,\$t2	—
and \$t3,\$t4,\$t5				addu \$t0,\$t1,\$t2
	and \$t3,\$t4,\$t5			—
		and \$t3,\$t4,\$t5		—
			and \$t3,\$t4,\$t5	—
				and \$t3,\$t4,\$t5
...				

IF	ID	EX	MEM	WB
addu \$t0,\$t1,\$t2				—
and \$t3,\$t4,\$t5				—
addiu \$t6,\$0,1	addu \$t0,\$t1,\$t2			—
lw \$t7,0(\$t8)	and \$t3,\$t4,\$t5	addu \$t0,\$t1,\$t2		—
sw \$t1,4(\$t9)	addiu \$t6,\$0,1	and \$t3,\$t4,\$t5	addu \$t0,\$t1,\$t2	—
beq \$t1,\$t2,lab	lw \$t7,0(\$t8)	addiu \$t6,\$0,1	and \$t3,\$t4,\$t5	addu \$t0,\$t1,\$t2
...	sw \$t1,4(\$t9)	lw \$t7,0(\$t8)	addiu \$t6,\$0,1	and \$t3,\$t4,\$t5
...	beq \$t1,\$t2,lab	sw \$t1,4(\$t9)	lw \$t7,0(\$t8)	addiu \$t6,\$0,1
...	...	beq \$t1,\$t2,lab	sw \$t1,4(\$t9)	lw \$t7,0(\$t8)
...	...	...	beq \$t1,\$t2,lab	sw \$t1,4(\$t9)
...	...	...	...	beq \$t1,\$t2,lab

Pipeline Bubble: nop

IF

ID

EX

MEM

WB

```
addu $t0,$t1,$t2
and $t3,$t4,$t5
addiu $t6,$0,1
lw $t7,0($t8)
sw $t1,4($t9)
beq $t1,$t2,lab
...
...
...
...
```

```
addu $t0,$t1,$t2
and $t3,$t4,$t5
addiu $t6,$0,1
lw $t7,0($t8)
sw $t1,4($t9)
beq $t1,$t2,lab
...
...
...
...
```

```
addu $t0,$t1,$t2
and $t3,$t4,$t5
addiu $t6,$0,1
lw $t7,0($t8)
sw $t1,4($t9)
beq $t1,$t2,lab
...
...
...
...
```

```
addu $t0,$t1,$t2
and $t3,$t4,$t5
addiu $t6,$0,1
lw $t7,0($t8)
sw $t1,4($t9)
beq $t1,$t2,lab
...
```

```
-
-
-
-
addu $t0,$t1,$t2
and $t3,$t4,$t5
addiu $t6,$0,1
lw $t7,0($t8)
sw $t1,4($t9)
beq $t1,$t2,lab
```

IF

ID

EX

MEM

WB

```
addu $t0,$t1,$t2
and $t3,$t4,$t5
addiu $t6,$0,1
lw $t7,0($t8)
sw $t1,4($t7)
beq $t1,$t2,lab
beq $t1,$t2,lab
beq $t1,$t2,lab
beq $t1,$t2,lab
...
...
...
...
```

```
addu $t0,$t1,$t2
and $t3,$t4,$t5
addiu $t6,$0,1
lw $t7,0($t8)
sw $t1,4($t7)
sw $t1,4($t7)
sw $t1,4($t7)
sw $t1,4($t7)
beq $t1,$t2,lab
...
...
...
...
```

```
addu $t0,$t1,$t2
and $t3,$t4,$t5
addiu $t6,$0,1
lw $t7,0($t8)
nop
nop
nop
sw $t1,4($t7)
beq $t1,$t2,lab
...
...
...
...
```

```
addu $t0,$t1,$t2
and $t3,$t4,$t5
addiu $t6,$0,1
lw $t7,0($t8)
nop
nop
nop
nop
sw $t1,4($t7)
beq $t1,$t2,lab
...
```

```
-
-
-
-
addu $t0,$t1,$t2
and $t3,$t4,$t5
addiu $t6,$0,1
lw $t7,0($t8)
nop
nop
nop
nop
sw $t1,4($t7)
beq $t1,$t2,lab
```

Setting The Stages

Instruction	IF	ID	EX	MEM	WB	Circuit delay
addu	250	100	300	–	100	750ps
and	250	100	100	–	100	550ps
addiu	250	100	300	–	100	750ps
lw	250	100	300	250	100	1000ps
sw	250	100	300	100	100	850ps
beq	250	100	300	–	–	750ps

- Single-cycle limited by **lw** to **1GHz clock**
- 5-stage pipeline limited by **EX**
 - 300ps latency allows **3.33GHz** clock
 - If added buffers take 100ps, **2.5GHz**
- Multi-cycle might be **5 cycles @2.5GHz**

Why A Bubble?

- **Structural hazards**: can't do 2 things on one unit of HW – **single-cycle cures this!**
- **Data dependence**: need results from previous computations – **not yet done?**
- **Control dependence**
 - Computation of branch target address
 - Conditional branch/jump **taken or not?**

Dependence Analysis

- **Use or R**: reads the value of a name
- **Def or W**: binds a new value to a name
- **True dep.**: carries a value, **D→U**, RAW
add **\$t0**, \$t1, \$t2 or \$t3, **\$t0**, \$t4
- **Anti-dep.**: kills a value, **U←D**, WAR
add \$t0, **\$t1**, \$t2 or **\$t1**, \$t3, \$t4
- **Output dep.**: kills a value, **D→D**, WAW
add **\$t0**, \$t1, \$t2 or **\$t0**, \$t3, \$t4

When Dependence Matters

- True dependence causes a delay

```
add $t0, $t1, $t2  
or  $t3, $t0, $t4    //wait for $t0
```

- Other types don't

How To Handle Dependence

- Programmer/assembler pads with NOPs
 - Violates ISA concept (how many NOPs?)
too little padding gives wrong answers,
too much wastes time
 - Makes program bigger

IF	ID	EX	MEM	WB
add \$t0, \$t1, \$t2	...	...	...	...
nop	add \$t0, \$t1, \$t2	...	...	...
nop	nop	add \$t0, \$t1, \$t2	...	...
nop	nop	nop	add \$t0, \$t1, \$t2	...
or \$t3, \$t0, \$t4	nop	nop	nop	add \$t0, \$t1, \$t2
...	or \$t3, \$t0, \$t4	nop	nop	nop
...	...	or \$t3, \$t0, \$t4	nop	nop
...	...	...	or \$t3, \$t0, \$t4	nop
...	...	...	...	or \$t3, \$t0, \$t4

How To Handle Dependence

- **Hardware interlock**
 - rs or rt in ID is dest in EX, MEM, WB
 - Detects dep. & stalls until satisfied
 - nop is or with **side-effects disabled**:
MemRead, MemWrite, RegWrite, &
Branch

IF	ID	EX	MEM	WB
add \$t0, \$t1, \$t2	...	...	...	...
or \$t3, \$t0, \$t4	add \$t0, \$t1, \$t2	...	...	...
...	or \$t3, \$t0, \$t4	add \$t0, \$t1, \$t2	...	...
...	or \$t3, \$t0, \$t4	nop	add \$t0, \$t1, \$t2	...
...	or \$t3, \$t0, \$t4	nop	nop	add \$t0, \$t1, \$t2
...	or \$t3, \$t0, \$t4	nop	nop	nop
...	...	or \$t3, \$t0, \$t4	nop	nop
...	...	...	or \$t3, \$t0, \$t4	nop
...	...	...	...	or \$t3, \$t0, \$t4

How To Handle Dependence

- **Value forwarding**: use interlock circuitry to find value & forward it to ID stage out
 - ALU ready from EX, so **NO DELAY!**
 - **lw** ready from MEM, so **1 cycle delay**
 - Value still gets stored in register in WB
 - Works great, but adds datapaths...

IF	ID	EX	MEM	WB
lw \$t0, 0(\$t1)	...	...	...	...
or \$t3, \$t0, \$t4	lw \$t0, 0(\$t1)	...	...	...
...	or \$t3, \$t0, \$t4	lw \$t0, 0(\$t1)	...	...
...	or \$t3, \$t0, \$t4	nop	lw \$t0, 0(\$t1)	...
...	...	or \$t3, \$t0, \$t4	nop	lw \$t0, 0(\$t1)
...	...	...	or \$t3, \$t0, \$t4	nop
...	...	...	...	or \$t3, \$t0, \$t4


Computing The Branch Target

- Branch instructions encode offset, not address
 - Add PC + offset *typically* takes a cycle
 - Hardware interlock & stall waiting


To Take, Or Not To Take?

- When do we know if conditional is taken or not taken?


Determined only after EX stage?



- **HW interlock** very inefficient!
 - Usually determined in a late pipe stage
 - **Blocks ALL progress**



IF: Instruction Fetch **EX:** Execute **WB:** Write Back
ID: Instruction Decode **MEM:** Memory Access **what is this?**



IF: Instruction Fetch **EX:** Execute **WB:** Write Back
ID: Instruction Decode **MEM:** Memory Access

Branch Prediction. Do I Feel Lucky?



*Guess wrong and some instructions are gonna die
(well, we actually say they're **squashed**)*

- **Always not taken** – the easiest guess
- Later, we'll discuss better ways to guess...

Verilog Implementation

- Like you'd expect:
 - Can reuse basic single-cycle design
 - Each stage becomes it's own **always**
 - Need multiple copies of some signals, one for each stage that uses them
- Not like you'd expect:
 - Some things don't follow pipe flow
 - Some non-stages should be separate things

Owner Computes

- For example, **who updates the PC?**
 - IF sets $PC = PC + 4$
 - ID sets $PC = \text{branch target}$
 - EX, MEM, or WB forces $PC = PC$ because data dependence blocks the pipe
- How to coordinate access to shared data?
 - Multiple readers is fine, with one writer
 - Could use locks, semaphores, etc.
 - Let only one entity update each:
owner picks value and is only writer

Pipelined Verilog Version

- Organized as parallel-executing chunks:
 - **IF** stage: reads and writes **IF_**
 - **ID** stage: reads **IF_**, writes **ID_**
 - **EX** stage: reads **ID_**, writes **EX_**
 - **MEM** stage: reads **EX_**, writes **MEM_**
 - **WB** stage: reads **MEM_**
 - Are we **running**?
 - Are mispredicted inst. **squashed**?
 - Are we **blocked** by data dependence or forwarding values?
 - Simulation **tracing** support

Color key: initialization
IF squashed **ID** blocked **EX** MEM **WB**
 debugging

Color key: initialization
IF squashed **ID** blocked **EX** MEM **WB**
 debugging

IF: Instruction Fetch stage

- Really simple...
 - Memory is ``WORD`, not byte, so `address>>2`
 - The only thing setting `IF_ir` and `IF_pc`

```
// IF: Instruction Fetch stage
always @(posedge clk) if (running && !blocked) begin
    IF_ir <= m[(squash ? target : IF_pc) >> 2];
    IF_pc <= (squash ? target : IF_pc) + 4;
end
```

ID: Instruction Decode

- Decodes the instruction
- Reads from register file $r[]$
- Computes `beq` comparison & `target`

```
// ID: Instruction Decode stage
always @(posedge clk) if (running && !ID_Bad) begin
    if (blocked) ... else begin
        case (squashed `OP)
            `RTYPE: begin
                case (squashed `FUNCT)
                    `ADDU:    begin RegDst=1; Branch=0; MemRead=0;
                                ALUOp=`ALUADD; MemWrite=0; ALUSrc=0;
                                RegWrite=1; Bad=0; end
                ... endcase ... endcase
            ... ID_s <= s; ID_t <= t; ... ID_ALUOp <= ALUOp; ...
        end end
```

EX: Execute stage

- Contains the ALU for integers & addresses

```
// EX: EXecute stage
always @(posedge clk) if (running) begin
    case (ID_ALUOp)
        `ALUAND: alu = ID_s & ID_src;
        `ALUOR:  alu = ID_s | ID_src;
        `ALUADD: alu = ID_s + ID_src;
        `ALUSUB: alu = ID_s - ID_src;
        `ALUSLT: alu = ID_s < ID_src;
        `ALUXOR: alu = ID_s ^ ID_src;
        default: alu = (ID_src << 16);
    endcase
    EX_alu <= alu;
    EX_t <= ID_t;
    EX_rd <= ID_rd;
    EX_MemRead <= ID_MemRead;
    EX_MemWrite <= ID_MemWrite;
    EX_Bad <= ID_Bad;
end
```

MEM: MEMory access

- Does a memory read or write
- Uses **EX_MemRead** for both read and mux **v**

```
// MEM: data MEMory access stage
always @(posedge clk) if (running) begin
    if (EX_MemRead) v = m[EX_alu >> 2]; else v = EX_alu;
    if (EX_MemWrite) m[EX_alu >> 2] <= EX_t;

    MEM_v <= v;
    MEM_rd <= EX_rd;
    MEM_Bad <= EX_Bad;
end
```

WB: Write Back

- Writes result into register...
 - Register \$0 is read only
 - Not writing? Say we write register 0...
- An instruction isn't done until it's here, so this is where halting really happens

```
// WB: register Write Back stage
always @(posedge clk) if (running) begin
    if (MEM_rd) r[MEM_rd] <= MEM_v;
    if (MEM_Bad) halt <= 1;
end
```

Running?

- Enables normal operation of stages
- Not running normally if:
 - Halted
 - There's a reset in progress; reset writes into stuff it doesn't own, so we need owners disabled

```
// Running state?  
wire running;  
assign running = ((!halt) && (!reset));
```


Squashed?

- For `beq`, predict `not taken`, so `IF_pc+4`
- If we were right, no bubble
- If wrong, squash fetched instructions
 - `No side-effects to undo yet`
 - Convert into ``NOP` to `prevent future s-e`

```
`define NOP `OR    // Null OPeration is or $0,$0,$0
```

```
// Squash instruction fetched on a mispredicted branch  
wire `INST squashed;  
assign squashed = (squash ? `NOP : IF_ir);
```


Simulation Tracing

- More (complex!) parallel-executing stuff:

```
// State-by-state trace
`ifdef TRACE
always @(posedge clk) if (running) begin
    ...
    $display("IF ir=%x pc=%1d", IF_ir, IF_pc);
    case (IF_ir `OP)
        `RTYPE: begin
            case (IF_ir `FUNCT)
                `ADDU: $display("IF addu $%1d,$%1d,$%1d",
                               IF_ir `RD, IF_ir `RS, IF_ir `RT); ...
            endcase
        endcase
    if (ID_Bad) $display("ID illegal instruction");
    else $display("ID s=%1d t=%1d src=%1d rd=%1d
                  MemRead=%b ALUOp=%b MemWrite=%b", ID_s, ID_t,
                  ID_src, ID_rd, ID_MemRead, ID_ALUOp, ID_MemWrite);
    ...
end
`endif
endmodule
```

Pipelined Verilog Version

Color key: initialization
IF squashed ID blocked EX MEM WB
debugging

```
// Testbench options
define HWTIME 200 // How long simulator can run
define CLKDEL 1 // clock transition delay
define TRACE 1 // enable simulation trace

// Types
define WORD [1:16] // size of a data word
define ADDR [1:16] // size of a memory address
define INST [1:16] // size of an instruction
define REG [1:16] // size of a register number
define RCOUNT [1:16] // register count
define RPCOUNT [1:16] // memory count implemented
define OPCODE [5:1] // 6-bit opcodes
define ALUOP [3:1] // Simplified ALU codes

// Fields
define OP [1:1:20] // opcode field
define RS [1:25:23] // RS field
define RT [1:26:24] // RT field
define RD [1:27:25] // RD field
define IMM [1:28:1] // immediate/offset field
define SHIFT [1:29:27] // shift amount
define FUNCT [1:30:26] // function code (opcode extension)
define JADDR [1:31:28] // jump address field
define SPACK(R,D,3) begin R <= 0; R <= 2*ADDR+1; end
define SPACK(R,D,3,1) begin R <= 0; R <= 2*ADDR+1; R <= 2*ADDR+1; end
define SPACK(R,D,5,16,32,64) begin R <= 0; R <= 2*ADDR+1; R <= 2*ADDR+1; R <= 2*ADDR+1; R <= 2*ADDR+1; end
define NOP 0 // Null operation is or 00,00,00

// Instruction encoding
define RTYPE 0x00 // OP field for all RTYPE instructions
define BEQ 0x04 // OP field
define ADDUI 0x08 // OP field
define SLTI 0x0C // OP field
define ANDI 0x0D // OP field
define ORI 0x0E // OP field
define XORI 0x0F // OP field
define LUI 0x12 // OP field
define LW 0x23 // OP field
define SW 0x2B // OP field
define ADDU 0x21 // FUNCT field
define SUBU 0x25 // FUNCT field
define AND 0x24 // FUNCT field
define OR 0x2D // FUNCT field
define XOR 0x2E // FUNCT field
define SLTU 0x2A // FUNCT field

// Simplified ALU codes, default to lui
define ALUOP 0x0000
define ALUOP 0x0001
define ALUOP 0x0010
define ALUOP 0x0011
define ALUOP 0x0012
define ALUOP 0x0013
define ALUOP 0x0014
define ALUOP 0x0015

// Generic multi-cycle processor
module processor(halt, reset, clk);
output reg halt;
input reset, clk;
reg WORD R;
reg WORD PC;
reg WORD PC;

// Initialize register file and memory
initial begin
    r[0] = 0; r[1] = 1; r[2] = 2;
    r[3] = 3; r[4] = 4; r[5] = 5; r[6] = 6;
    r[7] = 7; r[8] = 8; r[9] = 9; r[10] = 10;
    r[11] = 11; r[12] = 12; r[13] = 13; r[14] = 14;
    r[15] = 15; r[16] = 16; r[17] = 17; r[18] = 18;
    r[19] = 19; r[20] = 20; r[21] = 21; r[22] = 22;
    r[23] = 23; r[24] = 24; r[25] = 25; r[26] = 26;
    r[27] = 27; r[28] = 28; r[29] = 29; r[30] = 30;
    r[31] = 31; r[32] = 32; r[33] = 33; r[34] = 34;
    r[35] = 35; r[36] = 36; r[37] = 37; r[38] = 38;
    r[39] = 39; r[40] = 40; r[41] = 41; r[42] = 42;
    r[43] = 43; r[44] = 44; r[45] = 45; r[46] = 46;
    r[47] = 47; r[48] = 48; r[49] = 49; r[50] = 50;
    r[51] = 51; r[52] = 52; r[53] = 53; r[54] = 54;
    r[55] = 55; r[56] = 56; r[57] = 57; r[58] = 58;
    r[59] = 59; r[60] = 60; r[61] = 61; r[62] = 62;
    r[63] = 63; r[64] = 64; r[65] = 65; r[66] = 66;
    r[67] = 67; r[68] = 68; r[69] = 69; r[70] = 70;
    r[71] = 71; r[72] = 72; r[73] = 73; r[74] = 74;
    r[75] = 75; r[76] = 76; r[77] = 77; r[78] = 78;
    r[79] = 79; r[80] = 80; r[81] = 81; r[82] = 82;
    r[83] = 83; r[84] = 84; r[85] = 85; r[86] = 86;
    r[87] = 87; r[88] = 88; r[89] = 89; r[90] = 90;
    r[91] = 91; r[92] = 92; r[93] = 93; r[94] = 94;
    r[95] = 95; r[96] = 96; r[97] = 97; r[98] = 98;
    r[99] = 99; r[100] = 100; r[101] = 101; r[102] = 102;
    r[103] = 103; r[104] = 104; r[105] = 105; r[106] = 106;
    r[107] = 107; r[108] = 108; r[109] = 109; r[110] = 110;
    r[111] = 111; r[112] = 112; r[113] = 113; r[114] = 114;
    r[115] = 115; r[116] = 116; r[117] = 117; r[118] = 118;
    r[119] = 119; r[120] = 120; r[121] = 121; r[122] = 122;
    r[123] = 123; r[124] = 124; r[125] = 125; r[126] = 126;
    r[127] = 127; r[128] = 128; r[129] = 129; r[130] = 130;
    r[131] = 131; r[132] = 132; r[133] = 133; r[134] = 134;
    r[135] = 135; r[136] = 136; r[137] = 137; r[138] = 138;
    r[139] = 139; r[140] = 140; r[141] = 141; r[142] = 142;
    r[143] = 143; r[144] = 144; r[145] = 145; r[146] = 146;
    r[147] = 147; r[148] = 148; r[149] = 149; r[150] = 150;
    r[151] = 151; r[152] = 152; r[153] = 153; r[154] = 154;
    r[155] = 155; r[156] = 156; r[157] = 157; r[158] = 158;
    r[159] = 159; r[160] = 160; r[161] = 161; r[162] = 162;
    r[163] = 163; r[164] = 164; r[165] = 165; r[166] = 166;
    r[167] = 167; r[168] = 168; r[169] = 169; r[170] = 170;
    r[171] = 171; r[172] = 172; r[173] = 173; r[174] = 174;
    r[175] = 175; r[176] = 176; r[177] = 177; r[178] = 178;
    r[179] = 179; r[180] = 180; r[181] = 181; r[182] = 182;
    r[183] = 183; r[184] = 184; r[185] = 185; r[186] = 186;
    r[187] = 187; r[188] = 188; r[189] = 189; r[190] = 190;
    r[191] = 191; r[192] = 192; r[193] = 193; r[194] = 194;
    r[195] = 195; r[196] = 196; r[197] = 197; r[198] = 198;
    r[199] = 199; r[200] = 200; r[201] = 201; r[202] = 202;
    r[203] = 203; r[204] = 204; r[205] = 205; r[206] = 206;
    r[207] = 207; r[208] = 208; r[209] = 209; r[210] = 210;
    r[211] = 211; r[212] = 212; r[213] = 213; r[214] = 214;
    r[215] = 215; r[216] = 216; r[217] = 217; r[218] = 218;
    r[219] = 219; r[220] = 220; r[221] = 221; r[222] = 222;
    r[223] = 223; r[224] = 224; r[225] = 225; r[226] = 226;
    r[227] = 227; r[228] = 228; r[229] = 229; r[230] = 230;
    r[231] = 231; r[232] = 232; r[233] = 233; r[234] = 234;
    r[235] = 235; r[236] = 236; r[237] = 237; r[238] = 238;
    r[239] = 239; r[240] = 240; r[241] = 241; r[242] = 242;
    r[243] = 243; r[244] = 244; r[245] = 245; r[246] = 246;
    r[247] = 247; r[248] = 248; r[249] = 249; r[250] = 250;
    r[251] = 251; r[252] = 252; r[253] = 253; r[254] = 254;
    r[255] = 255; r[256] = 256; r[257] = 257; r[258] = 258;
    r[259] = 259; r[260] = 260; r[261] = 261; r[262] = 262;
    r[263] = 263; r[264] = 264; r[265] = 265; r[266] = 266;
    r[267] = 267; r[268] = 268; r[269] = 269; r[270] = 270;
    r[271] = 271; r[272] = 272; r[273] = 273; r[274] = 274;
    r[275] = 275; r[276] = 276; r[277] = 277; r[278] = 278;
    r[279] = 279; r[280] = 280; r[281] = 281; r[282] = 282;
    r[283] = 283; r[284] = 284; r[285] = 285; r[286] = 286;
    r[287] = 287; r[288] = 288; r[289] = 289; r[290] = 290;
    r[291] = 291; r[292] = 292; r[293] = 293; r[294] = 294;
    r[295] = 295; r[296] = 296; r[297] = 297; r[298] = 298;
    r[299] = 299; r[300] = 300; r[301] = 301; r[302] = 302;
    r[303] = 303; r[304] = 304; r[305] = 305; r[306] = 306;
    r[307] = 307; r[308] = 308; r[309] = 309; r[310] = 310;
    r[311] = 311; r[312] = 312; r[313] = 313; r[314] = 314;
    r[315] = 315; r[316] = 316; r[317] = 317; r[318] = 318;
    r[319] = 319; r[320] = 320; r[321] = 321; r[322] = 322;
    r[323] = 323; r[324] = 324; r[325] = 325; r[326] = 326;
    r[327] = 327; r[328] = 328; r[329] = 329; r[330] = 330;
    r[331] = 331; r[332] = 332; r[333] = 333; r[334] = 334;
    r[335] = 335; r[336] = 336; r[337] = 337; r[338] = 338;
    r[339] = 339; r[340] = 340; r[341] = 341; r[342] = 342;
    r[343] = 343; r[344] = 344; r[345] = 345; r[346] = 346;
    r[347] = 347; r[348] = 348; r[349] = 349; r[350] = 350;
    r[351] = 351; r[352] = 352; r[353] = 353; r[354] = 354;
    r[355] = 355; r[356] = 356; r[357] = 357; r[358] = 358;
    r[359] = 359; r[360] = 360; r[361] = 361; r[362] = 362;
    r[363] = 363; r[364] = 364; r[365] = 365; r[366] = 366;
    r[367] = 367; r[368] = 368; r[369] = 369; r[370] = 370;
    r[371] = 371; r[372] = 372; r[373] = 373; r[374] = 374;
    r[375] = 375; r[376] = 376; r[377] = 377; r[378] = 378;
    r[379] = 379; r[380] = 380; r[381] = 381; r[382] = 382;
    r[383] = 383; r[384] = 384; r[385] = 385; r[386] = 386;
    r[387] = 387; r[388] = 388; r[389] = 389; r[390] = 390;
    r[391] = 391; r[392] = 392; r[393] = 393; r[394] = 394;
    r[395] = 395; r[396] = 396; r[397] = 397; r[398] = 398;
    r[399] = 399; r[400] = 400; r[401] = 401; r[402] = 402;
    r[403] = 403; r[404] = 404; r[405] = 405; r[406] = 406;
    r[407] = 407; r[408] = 408; r[409] = 409; r[410] = 410;
    r[411] = 411; r[412] = 412; r[413] = 413; r[414] = 414;
    r[415] = 415; r[416] = 416; r[417] = 417; r[418] = 418;
    r[419] = 419; r[420] = 420; r[421] = 421; r[422] = 422;
    r[423] = 423; r[424] = 424; r[425] = 425; r[426] = 426;
    r[427] = 427; r[428] = 428; r[429] = 429; r[430] = 430;
    r[431] = 431; r[432] = 432; r[433] = 433; r[434] = 434;
    r[435] = 435; r[436] = 436; r[437] = 437; r[438] = 438;
    r[439] = 439; r[440] = 440; r[441] = 441; r[442] = 442;
    r[443] = 443; r[444] = 444; r[445] = 445; r[446] = 446;
    r[447] = 447; r[448] = 448; r[449] = 449; r[450] = 450;
    r[451] = 451; r[452] = 452; r[453] = 453; r[454] = 454;
    r[455] = 455; r[456] = 456; r[457] = 457; r[458] = 458;
    r[459] = 459; r[460] = 460; r[461] = 461; r[462] = 462;
    r[463] = 463; r[464] = 464; r[465] = 465; r[466] = 466;
    r[467] = 467; r[468] = 468; r[469] = 469; r[470] = 470;
    r[471] = 471; r[472] = 472; r[473] = 473; r[474] = 474;
    r[475] = 475; r[476] = 476; r[477] = 477; r[478] = 478;
    r[479] = 479; r[480] = 480; r[481] = 481; r[482] = 482;
    r[483] = 483; r[484] = 484; r[485] = 485; r[486] = 486;
    r[487] = 487; r[488] = 488; r[489] = 489; r[490] = 490;
    r[491] = 491; r[492] = 492; r[493] = 493; r[494] = 494;
    r[495] = 495; r[496] = 496; r[497] = 497; r[498] = 498;
    r[499] = 499; r[500] = 500; r[501] = 501; r[502] = 502;
    r[503] = 503; r[504] = 504; r[505] = 505; r[506] = 506;
    r[507] = 507; r[508] = 508; r[509] = 509; r[510] = 510;
    r[511] = 511; r[512] = 512; r[513] = 513; r[514] = 514;
    r[515] = 515; r[516] = 516; r[517] = 517; r[518] = 518;
    r[519] = 519; r[520] = 520; r[521] = 521; r[522] = 522;
    r[523] = 523; r[524] = 524; r[525] = 525; r[526] = 526;
    r[527] = 527; r[528] = 528; r[529] = 529; r[530] = 530;
    r[531] = 531; r[532] = 532; r[533] = 533; r[534] = 534;
    r[535] = 535; r[536] = 536; r[537] = 537; r[538] = 538;
    r[539] = 539; r[540] = 540; r[541] = 541; r[542] = 542;
    r[543] = 543; r[544] = 544; r[545] = 545; r[546] = 546;
    r[547] = 547; r[548] = 548; r[549] = 549; r[550] = 550;
    r[551] = 551; r[552] = 552; r[553] = 553; r[554] = 554;
    r[555] = 555; r[556] = 556; r[557] = 557; r[558] = 558;
    r[559] = 559; r[560] = 560; r[561] = 561; r[562] = 562;
    r[563] = 563; r[564] = 564; r[565] = 565; r[566] = 566;
    r[567] = 567; r[568] = 568; r[569] = 569; r[570] = 570;
    r[571] = 571; r[572] = 572; r[573] = 573; r[574] = 574;
    r[575] = 575; r[576] = 576; r[577] = 577; r[578] = 578;
    r[579] = 579; r[580] = 580; r[581] = 581; r[582] = 582;
    r[583] = 583; r[584] = 584; r[585] = 585; r[586] = 586;
    r[587] = 587; r[588] = 588; r[589] = 589; r[590] = 590;
    r[591] = 591; r[592] = 592; r[593] = 593; r[594] = 594;
    r[595] = 595; r[596] = 596; r[597] = 597; r[598] = 598;
    r[599] = 599; r[600] = 600; r[601] = 601; r[602] = 602;
    r[603] = 603; r[604] = 604; r[605] = 605; r[606] = 606;
    r[607] = 607; r[608] = 608; r[609] = 609; r[610] = 610;
    r[611] = 611; r[612] = 612; r[613] = 613; r[614] = 614;
    r[615] = 615; r[616] = 616; r[617] = 617; r[618] = 618;
    r[619] = 619; r[620] = 620; r[621] = 621; r[622] = 622;
    r[623] = 623; r[624] = 624; r[625] = 625; r[626] = 626;
    r[627] = 627; r[628] = 628; r[629] = 629; r[630] = 630;
    r[631] = 631; r[632] = 632; r[633] = 633; r[634] = 634;
    r[635] = 635; r[636] = 636; r[637] = 637; r[638] = 638;
    r[639] = 639; r[640] = 640; r[641] = 641; r[642] = 642;
    r[643] = 643; r[644] = 644; r[645] = 645; r[646] = 646;
    r[647] = 647; r[648] = 648; r[649] = 649; r[650] = 650;
    r[651] = 651; r[652] = 652; r[653] = 653; r[654] = 654;
    r[655] = 655; r[656] = 656; r[657] = 657; r[658] = 658;
    r[659] = 659; r[660] = 660; r[661] = 661; r[662] = 662;
    r[663] = 663; r[664] = 664; r[665] = 665; r[666] = 666;
    r[667] = 667; r[668] = 668; r[669] = 669; r[670] = 670;
    r[671] = 671; r[672] = 672; r[673] = 673; r[674] = 674;
    r[675] = 675; r[676] = 676; r[677] = 677; r[678] = 678;
    r[679] = 679; r[680] = 680; r[681] = 681; r[682] = 682;
    r[683] = 683; r[684] = 684; r[685] = 685; r[686] = 686;
    r[687] = 687; r[688] = 688; r[689] = 689; r[690] = 690;
    r[691] = 691; r[692] = 692; r[693] = 693; r[694] = 694;
    r[695] = 695; r[696] = 696; r[697] = 697; r[698] = 698;
    r[699] = 699; r[700] = 700; r[701] = 701; r[702] = 702;
    r[703] = 703; r[704] = 704; r[705] = 705; r[706] = 706;
    r[707] = 707; r[708] = 708; r[709] = 709; r[710] = 710;
    r[711] = 711; r[712] = 712; r[713] = 713; r[714] = 714;
    r[715] = 715; r[716] = 716; r[717] = 717; r[718] = 718;
    r[719] = 719; r[720] = 720; r[721] = 721; r[722] = 722;
    r[723] = 723; r[724] = 724; r[725] = 725; r[726] = 726;
    r[727] = 727; r[728] = 728; r[729] = 729; r[730] = 730;
    r[731] = 731; r[732] = 732; r[733] = 733; r[734] = 734;
    r[735] = 735; r[736] = 736; r[737] = 737; r[738] = 738;
    r[739] = 739; r[740] = 740; r[741] = 741; r[742] = 742;
    r[743] = 743; r[744] = 744; r[745] = 745; r[746] = 746;
    r[747] = 747; r[748] = 748; r[749] = 749; r[750] = 750;
    r[751] = 751; r[752] = 752; r[753] = 753; r[754] = 754;
    r[755] = 755; r[756] = 756; r[757] = 757; r[758] = 758;
    r[759] = 759; r[760] = 760; r[761] = 761; r[762] = 762;
    r[763] = 763; r[764] = 764; r[765] = 765; r[766] = 766;
    r[767] = 767; r[768] = 768; r[769] = 769; r[770] = 770;
    r[771] = 771; r[772] = 772; r[773] = 773; r[774] = 774;
    r[775] = 775; r[776] = 776; r[777] = 777; r[778] = 778;
    r[779] = 779; r[780] = 780; r[781] = 781; r[782] = 782;
    r[783] = 783; r[784] = 784; r[785] = 785; r[786] = 786;
    r[787] = 787; r[788] = 788; r[789] = 789; r[790] = 790;
    r[791] = 791; r[792] = 792; r[793] = 793; r[794] = 794;
    r[795] = 795; r[796] = 796; r[797] = 797; r[798] = 798;
    r[799] = 799; r[800] = 800; r[801] = 801; r[802] = 802;
    r[803] = 803; r[804] = 804; r[805] = 805; r[806] = 806;
    r[807] = 807; r[808] = 808; r[809] = 809; r[810] = 810;
    r[811] = 811; r[812] = 812; r[813] = 813; r[814] = 814;
    r[815] = 815; r[816] = 816; r[817] = 817; r[818] = 818;
    r[819] = 819; r[820] = 820; r[821] = 821; r[822] = 822;
    r[823] = 823; r[824] = 824; r[825] = 825; r[826] = 826;
    r[827] = 827; r[828] = 828; r[829] = 829; r[830] = 830;
    r[831] = 831; r[832] = 832; r[833] = 833; r[834] = 834;
    r[835] = 835; r[836] = 836; r[837] = 837; r[838] = 838;
    r[839] = 839; r[840] = 840; r[841] = 841; r[842] = 842;
    r[843] = 843; r[844] = 844; r[845] = 845; r[846] = 846;
    r[847] = 847; r[848] = 848; r[849] = 849; r[850] = 850;
    r[851] = 851; r[852] = 852; r[853] = 853; r[854] = 854;
    r[855] = 855; r[856] = 856; r[857] = 857; r[858] = 858;
    r[859] = 859; r[860] = 860; r[861] = 861; r[862] = 862;
    r[863] = 863; r[864] = 864; r[865] = 865; r[866] = 866;
    r[867] = 867; r[868] = 868; r[869] = 869; r[870] = 870;
    r[871] = 871; r[872] = 872; r[873] = 873; r[874] = 874;
    r[875] = 875; r[876] = 876; r[877] = 877; r[878] = 878;
    r[879] = 879; r[880] = 880; r[881] = 881; r[882] = 882;
    r[883] = 883; r[884] = 884; r[885] = 885; r[886] = 886;
    r[887] = 887; r[888] = 888; r[889] = 889; r[890] = 890;
    r[891] = 891; r[892] = 892; r[893] = 893; r[894] = 894;
    r[895] = 895; r[896] = 896; r[897] = 897; r[898] = 898;
    r[899] = 899; r[900] = 900; r[901] = 901; r[902] = 902;
    r[903] = 903; r[904] = 904; r[905] = 905; r[906] = 906;
    r[907] = 907; r[908] = 908; r[909] = 909; r[910] = 910;
    r[911] = 911; r[912] = 912; r[913] = 913; r[914] = 914;
    r[915] = 915; r[916] = 916; r[917] = 917; r[918] = 918;
    r[919] = 919; r[920] = 920; r[921] = 921; r[922] = 922;
    r[923] = 923; r[924] = 924; r[925] = 925; r[926] = 926;
    r[927] = 927; r[928] = 928; r[929] = 929; r[930] = 930;
    r[931] = 931; r[932] = 932; r[933] = 9
```

Three Verilog Implementations

- **Multi-cycle** MIPS, **multiple CPI**:

<http://aggregate.org/EE380/multiv.html>

- **Single-cycle**, **1 CPI**, but **slow clock**:

<http://aggregate.org/EE380/onebeq.html>

- **Pipelined**, fast clock, **~1 CPI throughput**:

<http://aggregate.org/EE380/pipe.html>